Intel Panther Lake will allegedly reintegrate the memory controller into the compute tile — Nova Lake is expected to separate the two again with added optimizations

[Pelican Press 0]

This is the hidden content, please

• Sign In
• or
• Sign Up

Intel Panther Lake will allegedly reintegrate the memory controller into the compute tile — Nova Lake is expected to separate the two again with added optimizations

When you buy through links on our articles, Future and its syndication partners may earn a commission.

data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///ywAAAAAAQABAAACAUwAOw==

Credit: Intel

Intel’s Core Ultra 200S series, codenamed Arrow Lake, has launched after a long wait. However, initial reviews have been disappointing. Arrow Lake shows generational regressions in gaming performance, as mentioned in our

This is the hidden content, please

• Sign In
• or
• Sign Up

review. Intel is seemingly back to the drawing board again and will allegedly revamp Panther Lake by integrating the IMC (Integrated Memory Controller) with the Compute Tile as per hardware leaker

This is the hidden content, please

• Sign In
• or
• Sign Up

at X, nipping most of the latency issues in the bud. Moreover, hardware sleuth

This is the hidden content, please

• Sign In
• or
• Sign Up

alleges Panther Lake lacks a dedicated SoC Tile.

Intel’s disaggregated approach was bound to have problems, as we saw with AMD’s RDNA 3 architecture. The latency problem is twofold – a slow ring bus (about 3.9 GHz) and an off-**** memory controller. Raptor Lake could match Zen 4 in gaming performance due to a blazing fast ring bus – clocking in at roughly 5 GHz and a simple monolithic design. With Arrow Lake, data has to travel across ***** to reach the memory controller, followed by the DRAM. Plus, we have the added penalties introduced by an almost 20% slower ring bus, leading to atrocious L3 access cycles. Here is a simple diagram of Arrow Lake for explanation.

data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///ywAAAAAAQABAAACAUwAOw==data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///ywAAAAAAQABAAACAUwAOw==

Arrow Lake diagram

Now that we have some context let’s move on to today’s *****. Kopite alleges that Intel’s upcoming mobile-only Panther Lake CPUs will reintegrate or reunite the IMC with the Compute Tile. Hence, data will not need to be routed through additional ****-to-**** interconnects to communicate with the IMC.

But there’s a catch—as always. Apparently, Panther Lake will not feature an SoC Tile, which could be the only plausible reason why Intel would abandon its AMD-esque strategy of separating the cores and the IMC. This should be taken with a pinch of salt, as there is no concrete evidence from Intel, and even the leaker seems unsure.

Nova Lake, the successor to Arrow Lake, will reportedly separate the cores and the IMC again, but with added optimizations. We believe the IMC issue should not be that hard to fix since AMD has been using the same 2.5D strategy since the inception of Zen 2. The real question is the ring bus. Will Intel be forced to redesign its interconnects akin to AMD’s renowned Infinity Fabric?

Most of this is unclear as of now, but everyone in the enthusiast field has one common concern: “Why did Arrow Lake underdeliver?” Intel axed Meteor Lake on the desktop to focus on Arrow Lake, and this is the first new architecture we’ve seen since 2021 (Alder Lake), as Raptor Lake was merely a refresh. For now, let’s hope Intel can address Arrow Lake’s inconsistencies through microcodes and Windows Updates, and then we’ll see the final numbers.

This is the hidden content, please

• Sign In
• or
• Sign Up

#Intel #Panther #Lake #allegedly #reintegrate #memory #controller #compute #tile #Nova #Lake #expected #separate #added #optimizations

This is the hidden content, please

• Sign In
• or
• Sign Up

This is the hidden content, please

• Sign In
• or
• Sign Up